## What is Claimed:

14

15

1

circuitry in the powered up state.

1. A method for processing system messages including data at an 1 electronic device having at least a full power mode and a low power mode, the electronic 2 device including device circuitry that is in a powered up state in the full power mode and in 3 a powered down state in the low power mode, the method comprising the steps of: receiving at least one system message including data for processing by the 5 electronic device while the electronic device is in the low power mode; 6 generating a message available indicator responsive to the at least one 7 system message; 8 generating a process message signal responsive to at least one of (i) the 9 message available indicator and (ii) the data of the at least one system message; 10 transitioning the device circuitry within the electronic device from the 11 powered down state to the powered up state responsive to the process message signal; 12 and 13

- 2. The method of claim 1, further comprising the step of:
- transitioning the device circuitry from the powered up state to the powered
  down state after processing the data of the at least one system message.

processing the data of the at least one system message using the device

MATP-650US PATENT

- 11 -

1	3. The method of claim 2, further comprising the step of:
2	determining if additional system messages including data are received
3	during the processing of the data of the at least one system message;
4	wherein said processing step further comprises processing the data of each
5	of the additional system messages prior to transitioning from the powered up state to the
6	powered down state.
1	4. The method of claim 1, wherein the at least one system message is
2	received via message circuitry and wherein the step of generating the message available
3	indicator comprises the steps of:
4	polling the message circuitry for the at least one message; and
5	generating the message available indicator responsive to polling the
6	message circuitry if the at least one message is available.
1	5. The method of claim 1, wherein the at least one system message is
2	received via message circuitry and wherein the message available indicator is an interrupt
3	generated by the message circuitry responsive to the at least one system message.
1	6. The method of claim 1, wherein the step of generating the process
2	message signal comprises the steps of:
-	essage signal complices the steps of
3	identifying a priority level for the data of each of the at least one system
4	messages; and

generating the process message signal responsive to system message data 5 having a first priority level; 6 wherein system messages including data having a second priority level are 7 stored for processing when the electronic device enters the full power mode. 8 7. The method of claim 1, wherein the step of generating the process 1 message signal comprises the steps of: 2 identifying one or more of the at least one system messages including data 3 containing new information; and 4 5 generating the process message signal responsive to the new information system message data; 6 wherein system messages including data without new information are 7 8 discarded. 8. An apparatus for processing system messages including data received 1 from a service provider, the apparatus having a full power mode and a low power mode, 2 3 the apparatus comprising: message circuitry configured to receive at least one system message and to 4 5 generate a message available indicator responsive to receipt of the at least one system 6 message;

10

11

12

13

14

1

2

3

4

interface circuitry coupled to the message circuitry, the interface circuitry
configured to receive at least one system message and to generate a process message
signal responsive to the at least one system message; and

device circuitry coupled to the interface circuitry, the device circuitry having a powered up state and a powered down state, the device circuitry initially configured in the powered down state when the apparatus is in the low power mode and is further configured to transition to the powered up state responsive to the receipt of the process message signal from the interface circuitry.

- 9. The apparatus of claim 8, wherein the device circuitry comprises:
- a first processor configured to receive and process the process message signal when the device circuitry is in the powered down state, the first processor generating a power up signal responsive to receipt of the process message signal; and
- a second processor coupled to the first processor, the second processor
  having a processing state and a standby state, the second processor initially configured in
  the standby state when the apparatus is in the low power mode and is further configured
  to transition to the processing state to process the at least one system message responsive
  to the power up signal.
- 10. The apparatus of claim 8, wherein the device circuitry is further configured to transition from the powered up state to the powered down state after processing the at least one system message.

1

- 11. The apparatus of claim 8, wherein the interface circuitry is configured
  to poll the message circuitry to determine if the at least one message is available, receive
  a message available indicator if the at least one system message is available, and generate
  the process message signal responsive to the message available indicator.
- 1 12. The apparatus of claim 8, wherein the message available indicator is
  2 an interrupt generated by the message circuitry and wherein the interface circuitry is
  3 configured to generate the process message signal responsive to the interrupt.
  - 13. The apparatus of claim 8, wherein the interface circuitry comprises:
- a memory configured to store at least a portion of the at least one system.

  message; and
- a processor coupled to the memory, the processor configured to generate
  the process message signal responsive to a predefined portion of the memory being filled
  by the at least one system message.
- 1 14. The apparatus of claim 13, wherein the processor is configured to
  2 process the at least one system message to identify a priority level for each system
  3 message and wherein the processor generates the process message signal responsive to
  4 system messages having a first priority level and stores system messages having a second
  5 priority level in the memory for processing when the apparatus enters the full power mode.
- 15. The apparatus of claim 8, wherein the interface circuitry is configured
  to process the at least one system message to identify new system message data and

wherein the interface circuitry generates the process message signal responsive to the new 3 system message data and discards other system message data.

4

1

- 16. The apparatus of claim 8, wherein the electronic device is a television 1 receiver. 2
- 17. A system for processing system messages including data at an 1 electronic device having at least a full power mode and a low power mode, the electronic 2 device including device circuitry that is in a powered up state in the full power mode and in 3 a powered down state in the low power mode, the system comprising: 4
- means for receiving at least one system message including data for 5 processing by the electronic device while the electronic device is in the low power mode; 6
- means for generating a message available indicator responsive to the at 7 least one system message; 8
- means for generating a process message signal responsive to at least one of 9 (i) the message available indicator and (ii) the data of the at least one system message; 10
- 11 means for transitioning the device circuitry within the electronic device from the powered down state to the powered up state responsive to the process message 12 signal; and 13
- means for processing the data of the at least one system message using the 14 device circuitry in the powered up state. 15
  - The system of claim 17, further comprising: 18.

MATP-650US

PATENT

- 16 -

means for transitioning the device circuitry from the powered up state to the 2 powered down state after processing the data of the at least one system message. 3 19. The system of claim 18, further comprising: ı means for determining if additional system messages including data are 2 received during the processing of the data of the at least one system message; 3 4 wherein said processing means further comprises means for processing the data of each of the additional system messages prior to transitioning from the powered up 5 state to the powered down state. 6 20. The system claim 17, wherein the at least one system message is 1 received via message circuitry and wherein the means for generating the message 2 available indicator comprises: 3 means for polling the message circuitry for the at least one message; and 4 means for generating the message available indicator responsive to the 5 polling means if the at least one message is available. 6 The system of claim 17, wherein the message available indicator is 21. 1 an interrupt. 2 22. The system of claim 17, wherein the means for generating the 1 process message signal comprises: 2

means for identifying a priority level for the data of each of the at least one 3 system messages; and means for generating the process message signal responsive to system 5 message data having a first priority level; 6 wherein system messages including data having a second priority level are 7 stored for processing when the electronic device enters the full power mode. 23. The system of claim 17, wherein the means for generating the 1 process message signal comprises: 2 means for identifying one or more of the at least one system messages 3 including data containing new information; and 4 means for generating the process message signal responsive to the new 5 6 information system message data; 7 wherein system messages including data without new information are discarded.